1. |
Course Title | Techniques for HDL Design and FPGA Implementation | ||||||||||||||
2. | Code | 4ФЕИТ12013A | ||||||||||||||
3. | Study program | Dedicated Embedded Computer Systems and Internet of Things | ||||||||||||||
4. | Organizer of the study program (unit, institute, department) | Faculty of Electrical Engineering and Information Technologies
Ss. Cyril and Methodius University in Skopje |
||||||||||||||
5. | Degree (first, second, third cycle) | Second cycle | ||||||||||||||
6. | Academic year/semester | Year | 1 | Semester | 1 | |||||||||||
7. | Workload measured by number of ECTS credits | 6 | ||||||||||||||
8. | Lecturer (In case of several lecturers to note the responsible one) | Dr Tatjana Nikolic | ||||||||||||||
9. | Language of teaching | English | ||||||||||||||
10. | Course Prerequisites | None | ||||||||||||||
11. | Course Goals (acquired competencies) and study results: Acquiring knowledge of designing digital electronic components in HDL – Hardware Description Languages. Acquiring knowledge of appropriate software environments for HDL design and simulation. Work with FPGA components. | |||||||||||||||
12. | Course Syllabus (with Chapters) and study results for each chapter:
1. Digital systems design, implementation and application. 2. HDL – Hardware Description Languages: VHDL, Verilog, System C. Using IP-cores for digital systems design. 3. System-on-chip design with HDL. Description of processors in HDL. Description of buses in HDL. 4. Energy-efficient embedded systems design. Design of communication for embedded computer systems. 5. High-level synthesis (HLS): data flow and transformation graph, architecture synthesis (allocation, resource sharing, optimization of hardware complexity and performance), operation scheduling (time and resource limited scheduling, heuristic algorithms for scheduling operations). 6. FPGA architecture. Use of software environments intended for FPGAs from different vendors: Xilinx, Altera. Digital system design and simulation in Xilinx Vivado Design Suite. Creating test-bench programs and setting simulation parameters. 7. Synthesis and implementation of a digital system: analysis of time characteristics and used area of an FPGA chip. Programming of FPGA devices. Application of digital systems, implemented in FPGA. |
|||||||||||||||
13. | Interconnection of Courses: This course is an in depth view of the digital hardware design techniques and is tightly connected to: Techniques for designing dedicated computer systems, Contemporary Microcontrollers for Embedded Systems Design, Dedicated Processors, Programming Embedded Systems in ‘C’, and From Microelectronics to Nanoelectronics. | |||||||||||||||
14. | Detailed description of teaching and work methods: Lecturing, consultations, independent work on course project tasks and preparation of seminar papers, presentations of the work | |||||||||||||||
15. | Total number of course hours | 180 | ||||||||||||||
16.
|
Forms of teaching
|
16.1 | Lectures-theoretical teaching | 45 hours
|
||||||||||||
16.2 | Exercises (laboratory, practice classes), seminars, teamwork | 45 hours
|
||||||||||||||
16.3 | Practical work (hours): | 25 hours | ||||||||||||||
17.
|
Other course activities | 17.1 | Projects, seminar papers | 20 hours | ||||||||||||
17.2 | Individual tasks | 20 hours | ||||||||||||||
17.3 | Homework and self-learning | 25 hours | ||||||||||||||
18. | Conditions for acquiring teacher’s signature and for taking final exam: 60% of all required course activities | |||||||||||||||
19. | Grading | |||||||||||||||
19.1 | Quizzes | 0 points | ||||||||||||||
19.2 | Seminar work/project (presentation: written and oral) | 50 points | ||||||||||||||
19.3 | Final Exam | 50 points | ||||||||||||||
20. | Grading criteria (points) | up to 50 points | 5 (five) (F) | |||||||||||||
from 51 to 60 points | 6 (six) (E) | |||||||||||||||
from 61 to 70 points | 7 (seven) (D) | |||||||||||||||
from 71 to 80 points | 8 (eight) (C) | |||||||||||||||
from 81 to 90 points | 9 (nine) (B) | |||||||||||||||
from 91 to 100 points | 10 (ten) (A) | |||||||||||||||
21. | Method of monitoring of teaching quality | Self-evaluation and student surveys | ||||||||||||||
22. | Literature | |||||||||||||||
22.1. | Required Literature | |||||||||||||||
No. | Author | Title | Publisher | Year | ||||||||||||
1. | João M. P. Cardoso, Michael Hübner | Reconfigurable Computing: From FPGAs to Hardware/Software Codesign | Springer | 2011 | ||||||||||||
2. | Eduardo Augusto Bezerra, Djones Vinicius Lettnin | Synthesizable VHDL Design for FPGAs | Springer | 2014 | ||||||||||||
3. | Cem Unsalan, Bora Tar | Digital System Design with FPGA: Implementation Using Verilog and VHDL | Mc Graw Hill | 2017 | ||||||||||||
22.2. | Additional Literature | |||||||||||||||
No. | Author | Title | Publisher | Year | ||||||||||||
1. | Douglas L. Perry | VHDL : Programming By Example, Fourth Edition | McGraw-Hill | 2002 | ||||||||||||
2 | Brock J. LaMeres | Quick Start Guide to Verilog | Springer | 2019 |